

U.S. PATENT APPLN. SERIAL NO. 09/362,200
DOCKET NO.: 2369/23

The Office Action rejects claims 1-7, 9-10, 12-21, 23-34 and 40-47 under 35 USC § 102 over Chang (U.S. Pat. 5,619, 052), and rejects claims 8, 11, 22 and 39 under USC §103 over Chang. These rejections are respectfully traversed.

Claim 1 recites a memory device including a lamination structure disposed between an electrode structure and a charge storing node, the lamination structure having an energy band profile changeable between a first configuration in which a barrier height of the energy band profile is high and a second configuration in which the barrier height of the energy band profile is low, an electric current flowing in the second configuration from the electrode structure to the charge storing node and vice versa, in response to given voltages applied to the device so as to charge and discharge the node selectively through the lamination structure, and wherein charge is stored on the node in the first configuration. Thus, in accordance with the invention, current flows from the electrode structure (control gate) to the charge storing node to charge or discharge the charge storing node, through the lamination structure. In contrast, in Chang, charge is transferred to the floating gate from the channel of the device, through insulating layer 17. Chang does not transfer current from the control gate 20 to the floating gate 18. In fact, Chang specifically teaches away from any such configuration where current would flow through the ONO composite 10. Chang teaches that the ONO composite 10 includes the bottom silicon dioxide layer 12 which is sufficiently thick to prevent hot electrons introduced into the floating gate from traversing the layer and becoming trapped at the interface between the top silicon dioxide layer 16 and silicon nitride layer 14. See, column 4, starting at line 31. As explained in the Background of the Invention section of Chang, in these types of devices, charge is stored on the floating gate so as to alter the conductivity between the source and drain. See, column 1, lines 51 to 64. Further, it is the object of Chang to improve the insulation characteristics between the floating gate 18 and the control gate 20, and thus eliminate current flow between them, so as to increase the dielectric constant, as explained in column 1, line 65 through column 2, line 13. Thus, Chang specifically teaches away from a situation in which current flows between the control gate and the floating gate as recited in claim 1 of the application. Similar recitations are found in independent claims 3, 5, 15, 21 and 35.

Regarding independent claim 45, which is directed to a memory device including an array of memory cells, the electrode structure is coupled to one of the data lines for each memory cell so

U.S. PATENT APPLN. SERIAL NO. 09/362,200
DOCKET NO.: 2369/23

that the charge storage node is charged and discharged through the barrier structure by means of a current which flows from the electrode structure coupled to one of the data lines to the node through the barrier structure. Chang has no such disclosure. Instead, in Chang, no such current flows through the highly insulating ONO layer, as further described above. In Chang, charge may be introduced to the node through the underlying insulating layer beneath the floating gates in the manner previously described. This also applies to method claims 48 and 49.

For at least the above reasons, applicants submit that none of the pending claims are anticipated or obvious over Chang. Accordingly, applicants request withdrawal of the rejection of the claims.

For at least the above reasons, it is submitted that the application is in condition for allowance. Prompt consideration and allowance are earnestly solicited.

Attached hereto is a marked up version of the changes made to the specification and claims by the current amendment. The attached page is captioned "**Version with Markings to Show Changes Made**".


The Office is authorized to charge any fees due under 37 C.F.R. § 1.16 or 1.17 to Deposit Account No. 11-0600.

Should there be any questions concerning this matter, the Examiner is invited to contact Applicants undersigned attorney.

Dated: March 11, 2002

KENYON & KENYON
1500 K Street, N.W., Suite 700
Washington, D.C. 20005-1257
(202) 220-4200
(202) 220-4201

Respectfully submitted,


David Zibelli
Registration No. 36,394

APPENDIX

VERSION WITH MARKINGS TO SHOW CHANGES MADE

Please cancel claims 13 and 14.

Please amend claims 1, 3, 5, 15, 21, 34-35, and 45 as follows:

1. (Amended) A memory device comprising an electrode structure, a charge storage node and a lamination structure including an insulating film and a semiconductor film, the lamination structure being disposed between [an] the electrode structure and [a] the charge storing node;

the lamination structure having an energy band profile that is changeable between a first configuraion in which a barrier height of the energy band profile is high and a second configuration in which the barrier height of the energy band profile is low, an electric current flowing in the second configuraion [between] from the electrode structure [and] to the charge storing node and vice versa in response to given voltages applied to the device so as to charge and discharge the node selectively through the lamination structure, and wherein charge is stored on the node in the [second] first configuration.

3. (Amended) A memory device comprising:

a path for charge carriers;

a charge storing node to produce a field which alters a conductivity of the path; and

a lamination structure including an insulating film and a semiconductor film, the lamination structure being disposed between an electrode structure and the charge storing node,

the lamination structure having an energy band profile that is changeable between a first configuration in which a barrier height of the energy band profile is high and a second

configuration in which the barrier height of the energy band profile is low, an electric current flowing in the second configuration between the electrode structure and the charge storing node and vice versa in response to given voltages applied to the device so as to charge and discharge the node selectively through the lamination structure, and wherein charge on the node is stored in the [second] first configuration.

5. (Amended) A memory device comprising:

a source-drain path for charge carriers;

a charge storing node to produce a field which alters a conductivity of the source-drain path; and

a lamination structure including an insulating film and a semiconductor film, the lamination structure being disposed between electrode structure and the charge storing node,

the lamination structure having an energy band profile that is changeable between a first configuration in which a barrier height of the energy band profile is high and a second configuration in which the barrier height of the energy band profile is low, an electric current flowing in the second configuration [between] from the electrode structure [and] to the charge storing node and vice versa in response to given voltages applied to the device so as to charge and discharge the node selectively through the lamination structure, and wherein charge on the node is stored in the [second] first configuration.

15. (Amended) A memory device comprising:

a charge storage node,

an electrode structure, and

a barrier structure between the electrode structure and the charge storage node, the

barrier structure providing a variable internal electrostatic barrier potential configurable

by an external bias to provide selectively a relatively low barrier height for which charge carriers can pass [between] from the electrode structure [and] to the charge storage node and vice versa to charge and discharge the node, and a relatively high barrier height to store charge carriers on the charge storage node.

21. (Amended) A memory device comprising:

a substrate;

an array of memory cells configured on the substrate; and

a plurality of word lines and data lines extending between the cells, the word lines being operable to receive cell selection signals;

each of the memory cells comprising a charge storage node, an electrode forming part of one of the data lines, and a barrier structure between the electrode and the charge storage node, the barrier structure providing a variable internal electrostatic barrier potential configurable selectively in response to an external bias provided by a selection signal applied to one of the word lines to provide a relatively low barrier height for which charge carriers can pass between the electrode structure and the charge storage node for charging and discharging the node, and a relatively high barrier height to store charge carriers on the charge storage node.

35. (Amended) A method of fabricating a memory device, comprising: forming a charge storage node, an electrode structure and a barrier structure so that the barrier structure is disposed between the electrode structure and the charge storage node, and such that the barrier structure presents an internal relatively high electrostatic barrier potential that retains charge on the storage node, the barrier being lowerable by an external voltage applied to the electrode structure to allow charge [transfer to and from the storage] carriers to flow from the

electrode structure to the charge storage node and vice versa, to charge and discharge the
node.

45. (Amended) A memory device comprising:

a substrate,

an array of memory cells configured on the substrate,

a plurality of word lines and data lines extending between the cells,

each of the memory cells comprising a charge storage node, an electrode structure coupled to one of the data lines and a barrier structure between the electrode structure and the charge storage node, the barrier structure providing an internal electrostatic barrier potential of a relatively high barrier height to store charge carriers on the charge storage node, the barrier being configurable selectively in response to an external bias applied to one of the word lines to provide a relatively low barrier height for which charge carriers can pass between the electrode structure and the charge storage node,

reading circuitry to read the level of charge stored on the charge storage nodes of the cells individually, and writing circuitry to write charge onto the charge storage nodes of the cells individually.

Please add new claims 50-58.

50. (NEW) A memory device comprising:

a substrate,

an array of memory cells configured on the substrate,

an electrically insulating layer on the substrate,

a plurality of word lines and data lines extending between the cells,

each of the memory cells comprising a barrier structure and a memory node, the barrier structure overlying the insulating layer and providing an internal electrostatic barrier potential of a relatively high barrier height to keep voltage on the memory node, the barrier being configurable selectively in response to an external bias applied to one of the word lines to provide a relatively low barrier height whereby a current flows through the barrier structure to change the voltage on the memory node,

reading circuitry to read the level of charge stored on the memory nodes of the cells individually, and

writing circuitry to write charge onto the charge storage nodes of the cells individually.

51. (NEW) A memory device according to claim 50, wherein the substrate is comprised of silicon, the insulating layer is selected from a group comprising an oxide and a nitride of silicon.

52. (NEW) A memory device according to claim 50, wherein the memory node is formed of a conductive silicon material.

53. (NEW) A memory device according to claim 50, wherein the barrier structure is formed of polysilicon material.

54. (NEW) A memory device according to claim 50, including a control gate configured to control the barrier height presented by the barrier structure to a current that flows to and from the memory node.

55. (NEW) A memory device according to claim 50, wherein the current that flows to and from the memory node, flows vertically through the barrier structure.

56. (NEW) A memory device comprising:
a substrate,
an array of memory cells configured on the substrate,
an electrically insulating layer on the substrate,
a plurality of word lines and data lines extending between the cells,
each of the memory cells comprising an electrode, a memory node, a barrier structure between the electrode and the memory node, and a control gate, the barrier structure overlying the insulating layer and providing an internal electrostatic barrier potential of a relatively high barrier height to keep voltage on the memory node, the control gate being operable to receive an external voltage bias applied to one of the word lines so as to apply a field to the barrier structure resulting in a relatively low barrier height whereby a current flows through between the electrode and the memory node through the barrier structure to change the voltage on the memory node, and
reading circuitry to read the level of charge stored on the memory nodes of the cells individually.

57. (NEW) A memory device comprising:
a substrate,
a horizontal transistor formed in the substrate, and
a vertically configured controllable conduction device overlying the horizontal transistor, comprising an electrode, a memory node, a barrier structure between the electrode and the memory node, and a control gate, the barrier structure providing an internal

electrostatic barrier potential of a relatively high barrier height to keep voltage on the memory node, the control gate being operable to receive an external voltage bias whereby the barrier structure presents a relatively low barrier height and a current flows between the electrode and the memory node through the barrier structure so as to change the voltage on the memory node.

58. (NEW) A method of fabricating a semiconductor device, comprising:
providing a substrate, providing an electrically insulating layer on the substrate, fabricating an array of memory cells, providing a plurality of word lines and data lines extending between the cells, each of the memory cells comprising a barrier structure and a memory node, the barrier structure overlying the insulating layer and providing an internal electrostatic barrier potential of a relatively high barrier height to keep voltage on the memory node the barrier being configurable selectively in response to an external bias applied to one of the word lines to provide a relatively low barrier height whereby a current flows through the barrier structure to change the voltage on the memory node, providing reading circuitry to read the level of charge stored on the memory nodes of the cells individually, and fabricating writing circuitry to write charge onto the charge storage nodes of the cells individually.